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We demonstrate an add-drop filter based on a dual photonic crystal nanobeam cavity system that emulates the
operation of a traveling-wave resonator and drops light on resonance to a single output port. Realized on an
advanced SOI CMOS (IBM 45 nm SOI) chip without any foundry process modifications, the device shows 16 dB
extinction in through port and 1 dB loss in drop port with a 3 dB bandwidth of 64 GHz. To the best of our
knowledge, this is the first implementation of a four-port add-drop filter based on photonic crystal nanobeam
cavities.
c© 2018 Optical Society of America
OCIS codes: (230.5298) Photonic crystals; (130.7408) Wavelength filtering devices; (200.4650) Optical interconnects.
Wavelength division multiplexing (WDM) has become
a promising scheme for high-capacity optical intercon-
nect and communication [1]. Channel add-drop optical
filter is a critical component for WDM, and has been
previously demonstrated in microring resonators [1, 2]
whose traveling-wave mode structure enables complete
separation of input, drop and through ports without
the need for optical circulators. Photonic crystal (PhC)
nanobeam cavities [3,4] have tight optical mode confine-
ment and high quality factors enabling applications in
many photonic devices including lasers, sensors, nonlin-
ear and opto-mechanical devices [5–8]. However, their us-
age in add-drop filters is non-trivial due to the fact that
a standing-wave resonator couples light into traveling-
wave modes of opposite propagation directions. In a pre-
vious demonstration of wavelength filtering in a PhC
nanobeam cavity, a circulator [8, 9] is required to route
reflected wave into through port, making it impracti-
cal for usage in cascaded channel add-drop filters. Al-
though cascaded filters for WDM applications have been
proposed [10] and realized [11] in two-dimensional pho-
tonic crystal slabs, this devices are bulky and rely on
wavelength-sensitive heterostructure interfaces. Over 15
years ago, Manolatou et al. proposed that a channel
add-drop filter can be implemented in a pair of coupled
standing-wave resonators [12], however, to date, this con-
cept has not been demonstrated.
In this Letter, we demonstrate an efficient channel
add-drop filter based on a pair of photonic crystal
nanobeam cavities, demonstrating for the first time a
high-performance 4-port PhC nanobeam standing-wave
resonator based filter directly integrable into an on-chip
WDM scheme without any magneto-optic components.
The filter has 1 dB insertion loss and 16 dB through port
extinction for a 3 dB bandwidth of 64 GHz. We demon-
strate the device in an unmodified 45 nm SOI CMOS
process, on a chip fabricated in a commercial microelec-
tronics foundry [2, 13]. This work thus lays the ground-
work for greater utilization of photonic crystal devices in
complex photonic chips. The cavities are not tuned, and
the fidelity of the process is shown to be high enough to
enable degenerate operation of the cavity pair.
Fig. 1 shows the device topology. Two photonic crystal
nanobeams are indirectly coupled via two evanescently-
coupled buses with no mutual coupling between the cav-
ities. The system is excited on the left by a single input
s+1. φ1 and φ2 are the optical phase delays in the two
connecting paths between the two cavities’ symmetry
planes. The advantage of this topology is that when φ1
and φ2 are engineered correctly, destructive interference
occurs in one of the drop ports and the input port, and
only a single drop port and the through port will have
non-zero transmission for all wavelengths. On resonance,
one of the drop ports will have near 100% transmission,
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Fig. 1. Topology of device [12]. Two identical photonic crys-
tal microcavities are evanescently coupled to two bus waveg-
uides. To emulate a traveling-wave cavity, maximum add port
suppression (in drop right) and minimum input reflection,
cos(φ1) = cos(φ2) = 0 and re1 sin(φ1)+re2 sin(φ2) = 0, where
φ1 and φ2 are the phases between the cavities’ symmetry
planes.
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limited only by the loss of the system. In a single evanes-
cently coupled photonic crystal cavity, all four ports will
have non-zero transmission on-resonance, allowing for a
maximum of 25% from any single drop port owing to
symmetry restrictions.
In order to analyze the effect of the cavities not having
an identical resonant frequency, the coupled mode the-
ory model of the device derived in [12] was expanded to
include a resonant frequency difference between the two
cavities and is
daL
dt
= (j(ωo + δω)− re1 − re2 − ro)aL
+
√
re1e
jθs+1 − re1e−φ1aR − re2e−φ2aR (1)
daR
dt
= (j(ωo − δω)− re1 − re2 − ro)aR
+
√
re1e
jθe−φ1s+1 − re1e−φ1aL − re2e−φ2aL (2)
where re1 is the decay rate to the bus, re2 is the decay
rate to the receiver, ro is the decay rate due to loss in
each cavity, ωo is the average of the two cavities resonant
frequencies, δω is half of the resonant frequency differ-
ence between the two cavities, and θ is the phase of the
coupling coefficient from both the bus and the receiver.
All decay rates are related to the intrinsic/unloaded Q
and the two external/coupling Q’s by ro = ωo/(2Qo),
re1 = ωo/(2Qe1), and re2 = ωo/(2Qe2), where δω is as-
sumed to be small compared to ωo. For the device to
act as a traveling-wave cavity, the phases φ1 and φ2
are set so that the symmetric and anti-symmetric su-
permodes of the device are degenerate. For degenerate
cavities, this occurs when re1 sin(φ1) + re2 sin(φ2) = 0
and cos(φ1) = cos(φ2) = 0 [12] and is assumed to be
similar for this system. Therefore, not only the relative
difference of the two phases must be set but also the ab-
solute value of each individual phase. The left drop port
is the active drop port when this condition is met and
the right drop port acts as an add port. The field outputs
of the through port and the left and right drop ports of
the device at the assumed degeneracy condition for our
model at ωo are:
s−2
s+1
= −i δω
2 + 2re2(ro + re2 − re1) + r2o
δω2 + 2(r2e1 + r
2
e2) + 2ro(re1 + re2) + r
2
o
(3)
s−3
s+1
= − 2
√
re1re2(ro + re1 + re2)
δω2 + 2(r2e1 + r
2
e2) + 2ro(re1 + re2) + r
2
o
(4)
s−4
s+1
=
2
√
re1re2(δω + i(re2 − re1))
δω2 + 2(r2e1 + r
2
e2) + 2ro(re1 + re2) + r
2
o
(5)
Eq. (4) shows that the drop loss in the left drop port is
not affected greatly by a small resonant frequency dif-
ference between the cavities as both r2e1 and r
2
e2 are ex-
pected to be large compared to δω2 in the denominator.
However, Eq. (5) indicates that the suppression in the
right drop port is completely limited by the detuning
between the two cavities along with the difference of cou-
pling between the bus and receiver because <( s−4s+1 ) ∝ δω
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Fig. 2. (a) Cross-section of cavity in IBM 45 nm 12SOI CMOS
(see PDK [15]); (b) Relative phase offset of about 3pi/4 re-
alized with a sinusoid waveguide; (c) 3D rendering of device
mask-set layout.
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Fig. 3. (a) Optical micrographs of fabricated device from the
front and (b) back of chip (substrate removed).
and =( s−4s+1 ) ∝ (re2 − re1). If low drop loss is the main
requirement of the filters then as long as the fabrication
process has decent fidelity, then individual cavity tuning
may not be necessary (and is not used in the device pre-
sented here). Note these equations and analysis is true
for this device topology with any standing-wave cavities
and not only photonic crystals.
The device was fabricated in an unmodified commer-
cial microelectronics 45 nm SOI CMOS process, the IBM
12SOI process. The cross-section of the device is illus-
trated in Fig. 2(a). The main challenge of design is the
sub-100 nm device layer. Using similar designs of pho-
tonic crystal microcavities in [14], two cavities were cas-
caded. A sinusoidal waveguide on the top path was used
to bias the relative phase between the top and bottom
paths [Fig. 2(b)]. By biasing one of the arms, the phase
tuning of the device can be simplified but is not ab-
solutely necessary. If included, the phase of both arms
can be tuned near equally to bring the phases to the cor-
rect absolute phase without having to adjust the relative
phase difference. The additional phase gained in the top
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Fig. 4. (a) Spectra of device without any thermal phase tuning; (b) Spectra of device at estimated correct relative phase
(|φ1 − φ2| = pi); (c) Spectra of device after tuning absolute phases for lowest drop loss and (d) highest add-port suppression.
arm is near 3pi/4 for wavelengths around 1550 nm which
was the designed photonic crystal resonant frequency. A
bias of pi was not chosen because of fabrication toler-
ances. Fig. 2(c) shows a 3D rendering of the device. Two
highly-doped resistive heaters implemented in the crys-
talline silicon layer (the active layer for transistors) are
placed next to each path to act as phase tuners. Both
phase tuners are needed to bring both paths to the cor-
rect absolute phase and to fine tune the relative phase
between the two paths. Fig. 3(a) is a top-view optical mi-
crograph of a 3×3 mm die from a 300 mm, 45 nm node
SOI CMOS wafer, and a zoom in view showing grat-
ing coupler access ports to the device (not visible, under
metal density fill) and heater driving pads for driving
probes. Fig. 3(b) is a bottom-view optical micrograph
of a fabricated device (grating couplers not shown) after
the silicon substrate is removed.
The spectra of the fundamental resonance of the de-
vice without any thermal phase tuning is shown in
Fig. 4(a). Because of the built in phase bias of the φ1
arm, the three ports of the device are not symmetrical.
Fig. 4(b) shows the spectra of the device after tuning
the φ1 arm to bring to the best performance possible in
terms of through port extinction and in theory setting
|φ1 − φ2| = pi. A more Lorentzian shaped through port
is seen but the drop port is still asymmetrical and the
drop loss is large. φ1 and φ2 were then tuned equally in
additional power until the lowest drop loss was achieved.
This spectra is shown in Fig. 4(c). For this tuning of φ1
and φ2, the device has a through port extinction of 16 dB
and an insertion loss of 1 dB through the left drop port
on-resonance. Transmission to the right drop port is still
below −13.6 dB, showing successful isolation of that port
over the operational wavelength range. A bandwidth of
64 GHz (a loaded Q of 3,020) is measured. Detuning the
phases slightly away from this point allows for a much
higher suppression with an increase of insertion loss and
this is shown in Fig. 4(d). This is near the degeneracy
condition because the device has the highest right drop
port suppression seen which indicates a traveling-wave
resonator like response and thus degenerate supermodes.
The increase of drop loss is believed to be because of a
slight difference of coupling between the left and right
direction on the bus and/or receiver as it is not included
in our model. The suppression of the right drop port is
21.3 dB with a drop loss of 1.9 dB and a through port
extinction of 15.4 dB.
The detuning between the two cavities and the inter-
nal and external Q’s of the device can be estimated by
assuming that the bus and receiver coupling rates are
equal, and fitting the measured values for the insertion
loss, through port extinction and the add port suppres-
sion to Eq. (3)–(5) and utilizing the measured loaded
Q. The total detuning between the two cavities is fit-
ted to be 5.4 GHz, the intrinsic Q of each cavity to be
18,350 and the external Q’s to the bus and receiver to
be 7,240 (corresponding to a δω of 16.9 Grad/s, a ro of
33.2 Grad/s, and a re1 and a re2 of 84.2 Grad/s). In order
to see the benefit if thermal resonant frequency tuning
were added to the photonic crystals, Fig. 5 shows the
theoretical performance of a device as a function of the
difference of the resonant frequencies of the two cavi-
ties with ro and re fixed to the estimated values. The
drop loss and through port extinction is not greatly lim-
ited by the resonance frequency difference of the two
cavities. Instead they are limited by the ratio of the in-
trinsic and external Q which can be improved by having
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Fig. 5. Port power transmission at center frequency as a
function of cavity resonant frequency difference with the ex-
tracted values of ro=33.2 Grad/s and re1=re2=84.2 Grad/s
(Qo=18,350 and Qe1=Qe2=7,240).
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a better photonic crystal design. For these cavities, up
to a resonant frequency difference of 27 GHz the drop
loss is less than 3 dB. However, the right drop port sup-
pression decreases quickly with the resonant frequency
difference. In theory, thermal tuning could have greatly
increased the right drop suppression but any difference
of the bus and receiver coupling could reduce this benefit
as seen before in Eq. (5). At resonance frequency differ-
ences greater than 32 GHz, noticeable resonance splitting
occurs in spectra of the left drop port around the center
frequency.
The demonstration of cascaded photonic crystal
standing-wave microcavities with a traveling-wave cavity
(ring resonator) like response enables photonic crystals
to be used in an add-drop filter configuration with low
insertion loss and large extinction in monolithic CMOS
photonic circuits. The device shown can be cascaded to
create a WDM system that is comparable to systems
previously realized with microring resonators because of
its 4-port add-drop qualities. Though the cavities shown
here are not tunable, tunable PhC nanobeams have been
shown within this fabrication process [16] that could be
used in order to tune the WDM channels as needed and
to reduce the resonant frequency difference between the
two microcavities, further increasing the drop port trans-
mission, through port extinction, and add port suppres-
sion. A remaining challenge preventing wide adoption of
such devices is the complex implementation. A simplified
implementation of the same concept, with fewer phase
adjustments necessary, could enable wider adoption of
PhC devices in photonic chips for WDM applications.
This work was supported by DARPA POEM program
award HR0011-11-C-0100.
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